Minor-embedding in adiabatic quantum computation: II. Minor-universal
  graph design by Choi, Vicky
Minor-embedding in adiabatic quantum computation:
II. Minor-universal graph design
Vicky Choi
Department of Computer Science, Virginia Tech
Abstract. In [6], we introduced the notion of minor-embedding in adiabatic
quantum optimization. A minor-embedding of a graph G in a quantum hardware
graph U is a subgraph of U such that G can be obtained from it by contracting
edges. In this paper, we describe the intertwined adiabatic quantum architecture
design problem, which is to construct a hardware graph U that satisfies all known
physical constraints and, at the same time, permits an efficient minor-embedding
algorithm. We illustrate an optimal complete-graph-minor hardware graph. Given
a family F of graphs, a (host) graph U is called F-minor-universal if for each
graph G in F , U contains a minor-embedding of G. The problem for designing
a F-minor-universal hardware graph Usparse in which F consists of a family of
sparse graphs (e.g., bounded degree graphs) is open.
1 Introduction
We introduced the notion of minor-embedding in adiabatic quantum optimiza-
tion in [6]. In particular, we showed that the NP-hard quadratic unconstrained
binary optimization problem on a graphG can be solved in an adiabatic quantum
computer that implements the spin-1/2 Ising Hamiltonian, by reduction through
minor-embedding of G in the quantum hardware graph U . We proved the cor-
rectness of the minor-embedding reduction and solved a related parameter set-
ting problem in [6]. In this paper, we discuss the intertwined adiabatic quantum
architecture design problem, which is to construct a hardware graph U that sat-
isfies all known physical constraints and, at the same time, permits an efficient
minor-embedding algorithm.
This paper is organized as follows. In Section 2, we review adiabatic quan-
tum computation, and describe an adiabatic quantum architecture that is imple-
mented with superconducting devices and the imposing physical constraints. In
Section 3, we recall the minor-embedding in AQC. In Section 4, we describe
an optimal complete-graph minor hardware graph. In Section 5, we discuss the
open problem for designing sparse-graph minor universal hardware graphs and
the related work in literature.
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2 Adiabatic Quantum Optimization and Adiabatic Quantum
Hardware Graph
Adiabatic quantum computation (AQC) was proposed by Farhi et al. [10,11] in
2000 as an alternative quantum paradigm to solve NP-hard optimization prob-
lems, which are believed to be classically intractable. Later, it was shown by
Aharonov et al. [1] that AQC is not just limited to optimization problems, and
is polynomially equivalent to conventional quantum computation (quantum cir-
cuit model). In this paper, we will focus on quantum adiabatic optimization, in
which the final Hamiltonian is a diagonal matrix in the computational basis. In
particular, we restrict to a subclass of Hamiltonians, known as Ising Hamiltoni-
ans:
HIsing =
∑
i∈V(G)
hiσ
z
i +
∑
ij∈E(G)
Jijσ
z
i σ
z
j . (1)
where V(G) (E(G) resp.) is the vertex set (edge set resp.) of G, hi, Jij ∈ R, and
σzi = I ⊗ I ⊗ . . . ⊗ σz ⊗ . . . ⊗ I (the Pauli matrix σz is in the ith position),
similarly for σzi σ
z
j .
The eigenvalues and the corresponding eigenstates of HIsing are encoded in
the following energy function:
E(s1, . . . , sn) =
∑
i∈V(G)
hisi +
∑
ij∈E(G)
Jijsisj (2)
where si ∈ {−1,+1}, called a spin. In particular, the smallest eigenvalue of
HIsing corresponding to the minimum of E , and arg min E corresponds to its
eigenvector (called ground state) of HIsing. Hereafter, we refer the problem of
finding the minimum energy of the Ising model or equivalently the ground state
of Ising Hamiltonian as the Ising problem.
2.1 Adiabatic Quantum Algorithm
An adiabatic quantum algorithm is described by a system Hamiltonian
H(t) = (1− s(t))Hinit + s(t)Hfinal
for t ∈ [0, T ], s(0) = 0, s(T ) = 1. There are three ingredients of H(.): (1) ini-
tial Hamiltonian: H(0) = Hinit; (2) final Hamiltonian: H(T ) = Hfinal; and (3)
evolution path: s : [0, T ] −→ [0, 1], e.g., s(t) = tT . H(.) is an adiabatic algo-
rithm for an optimization problem if we encode the problem into the final Hamil-
tonianHfinal such that the ground state ofHfinal corresponds to the answer to the
problem. The initial Hamiltonian Hinit is chosen to be non-commutative with
Hfinal and its ground state must be known and experimentally constructable,
e.g., Hinital = −
∑
i∈V(G)∆iσ
x
i . Here T is the running time of the algorithm.
According to the adiabatic theorem, ifH(t) evolves “slowly” enough, or equiv-
alently, if T is large enough, which is determined by the minimum spectral gap
(the difference between the two lowest energy levels) of the system Hamilto-
nian, the system remains at the ground state of H(t), and consequently, ground
state ofH(T ) = Hfinal gives the solution to the problem.
Therefore, if we set Hfinal to be HIsing, H(.) is an adiabatic algorithm for
the Ising problem. In physics,
H(t) = (1− s(t))
 ∑
i∈V(G)
∆iσ
x
i
+ s(t)
 ∑
i∈V(G)
hiσ
z
i +
∑
ij∈E(G)
Jijσ
z
i σ
z
j

is known as the Ising model in a transverse field.
2.2 Superconducting Architecture for AQC
A scalable superconducting architecture for adiabatic quantum computation that
implements the Hamiltonian of Ising model in a transverse field was initially
proposed by Kaminsky et al. [14]. D-Wave Systems Inc. [9] is building such a
superconducting quantum processor. In particular, the quantum architecture is
based on superconducting flux qubits connected via tunable coupling devices.
See Figure 1(a) for the schematic of physical qubit-coupler-qubit, and [12] for
its design and experimental results.
(a) (b)
Fig. 1: (a) Schematic of superconducting based implementation of qubit-coupler-qubit [12]. (b)
An example hardware graph of 28 qubits [7]. Each qubit is coupled with exactly 3 other qubits.
Topologically, an adiabatic quantum hardware architecture can be viewed
as an undirected graph U with weighted vertices and weighted edges. See Fig-
ure 1(b) for an example. Let U denote the quantum hardware graph. Each vertex
i ∈ V(U) corresponds to a qubit, and each edge ij ∈ E(U) corresponds to a
coupler between qubit i and qubit j. In the following, we will use qubit and ver-
tex, and coupler and edge interchangeably when there is no confusion. There are
two weights, hi (called the qubit bias) and ∆i (called the tunneling amplitude),
associated with each qubit i. There is a weight Jij (called the coupler strength)
associated with each coupler ij. In general, these weights are functions of time,
i.e., they vary over time, e.g., hi(t).
2.3 Physical Constraints
There are some known physical constraints on the quantum hardware graph
(superconductor based design). In particular, there is a degree-constraint in that
each qubit can have at most a constant number of couplers. The coupler (or edge)
length can not be “too long” (that is, all neighbor qubits are within a bounded
distance). Note that the wire of a qubit can be “stretched”. The shape of each
qubit does not need to be a small circle. In other words, an adiabatic quantum
hardware graph is a bounded-degree, edge-length bounded geometric graph (or
known as layout). Notice that crossing is allowed (i.e., it can be a non-planar
graph).
3 Minor-Embedding in AQC
Given an adiabatic quantum computer that implements the Ising Hamiltonian,
one can thus solve an Ising problem on a graph G, if G can be embedded
as a subgraph of the quantum hardware graph U . As mentioned above, there
are physical constraints on the hardware graph U . In particular, the degree-
constraint of a qubit implies that the graphs that can be solved on a given hard-
ware graph U through subgraph embedding must also be degree-bounded. So
what to do ifG is not a subgraph of the hardware graphU? Kaminsky et al. [13,14]
observed and proposed that one can embed G in U through ferromagnetic cou-
pling to solve Maximum Independent Set (MIS) problem (which is a special
case of the Ising problem) of planar cubic graphs (regular graphs of degree-3)
on an adiabatic quantum computer. In particular, they proposed an n×n square
lattice as a scalable hardware architecture on which all n/3-vertex planar cubic
graphs are embeddable. The notion of embedding here follows naturally from
physicists’ intuition that each logical qubit (corresponding to a vertex in the in-
put graph) is mapped to a subtree of physical qubits (corresponding to vertices
in the hardware graph) that are ferromagnetically coupled such that each sub-
tree of physical qubits acts like a single logical qubit. For example, in Figure 2,
the logical qubit 1 (in orange color) of the graph G is mapped to a subtree of
physical qubits (labeled 1) of the square lattice. Informally, a minor-embedding
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Fig. 2: Gemb(right) is a minor-embedding of G(left) in the square lattice U . Each vertex (called
a logical qubit) of G is mapped to a (connected) subtree of (same color/label) vertices (called
physical qubits) of U . G is called a (graph) minor of U .
Gemb of a graph G in the hardware graph U is a subgraph of U such that Gemb
is an “expansion” ofG by replacing each vertex ofG with a (connected) subtree
of U , or equivalently, G can be obtained from Gemb by contracting edges (same
color in Figure 2). In graph theory, G is called a (graph) minor of U . (see for
example [8]).
We now formally define minor-embedding.
Definition 1. Let U be a fixed hardware graph. Given G, the minor-embedding
of G is defined by
φ : G −→ U
such that
– each vertex in V(G) is mapped to a connected subtree Ti of U ;
– there exists a map τ : V(G) × V(G) −→ E(U) such that for each ij ∈
E(G), there are corresponding iτ(i,j) ∈ V(Ti) and jτ(j,i) ∈ V(Tj) with
iτ(i,j)jτ(j,i) ∈ E(U).
Given G, if φ exists, we say that G is embeddable in U . When φ is clear from
the context, we denote the minor-embedding φ(G) of G by Gemb1.
See Figure 2 for an example.
In particular, there are two special cases of minor-embedding:
– Subgraph-embedding: Each Ti consists of a single vertex in U . That is, G is
isomorphic to Gemb (a subgraph of U ).
– Topological-minor-embedding: Each Ti is a chain (or path) of vertices in U .
Remark: The embedding in [13,14] is the topological-minor embedding.
In [6], we have shown that the NP-hard quadratic unconstrained binary op-
timization problem [4,5] (which is equivalent to the Ising problem) on a graph
1 With slight abuse of terminology, Gemb is also referred as G-minor.
G can be solved in an adiabatic quantum computer that implements the spin-1/2
Ising Hamiltonian, by reduction through minor-embedding of G in the quantum
hardware graph U . By reduction through minor-embedding, we mean that one
can reduce the original Ising Hamiltonian on the input graph G to the embed-
ded Ising Hamiltonian Hemb on its minor-embedding Gemb, i.e., the solution
to the embedded Ising Hamiltonian gives rise to the solution to the original
Ising Hamiltonian. We proved the correctness of the minor-embedding reduc-
tion. There are two components to the reduction: embedding and parameter
setting. The embedding problem is to find a minor-embedding Gemb of a graph
G in U . The parameter setting problem is to set the corresponding parameters,
qubit bias and coupler strengths, of the embedded Ising Hamiltonian. In [6],
we solved the parameter setting problem. The embedding problem, though, is
dependent on the hardware graph design problem discussed in the following
sections.
4 TRIAD: Optimal Hardware Graph for Embedding Complete
GraphKn
In this section, we describe aKn-minor hardware graph, whereKn is a complete
graph of n vertices. A triangular layout of aKn-minor graph [18], called TRIAD,
is shown in Figure 3.
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Fig. 3: Left,K8. Right, a triangular layout of aK8-minor. Each vertex ofK8 is mapped to a chain
of 7 “virtual” vertices (with the same color).
4.1 Construction of TRIAD
The idea behind the construction of TRIAD is to map each vertex of Kn to a
chain of n − 1 “virtual” vertices. The inductive construction is illustrated in
Figure 4.
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Fig. 4: Incremental construction: K3 =⇒ K4 =⇒ K5. Starting with the basis layout of K3
where each vertex is represented by a chain of two (which is the degree) virtual vertices. To
construct the layout of K4 from K3: extend each chain in the north-east direction by one new
virtual vertex; place a chain of three virtual vertices for vertex 4 accordingly to achieve the needed
adjacency. Inductively, we construct Kn from Kn−1.
4.2 Decomposition of TRIAD
Suppose the available degree (the number of allowed couplers) of a physical
qubit is d. The idea is to chop the n − 1 virtual vertices into dn−3d−2 e physical
qubits2. For example, suppose n = 8 and d = 6, then it will require two phys-
ical qubits: we “chop” the chain of 7 virtual vertices into two physical qubits:
one consists of 3 virtual vertices and the other consists of 4 virtual vertices. See
Figure 5(a) for the illustration. The result of such a chopping is a decomposition
of Kn. Alternatively, we can view a complete graph Kn as a combination (dis-
joint union) of two complete subgraphs ofKn
2
and a complete bipartite graph of
Kn
2
,n
2
. Inductively, a complete graph Kn (assume n = 2ck) can be represented
as a partition of complete graph Kc’s and complete bipartite graph Kc,c’s, as
illustrated in Figure 5(b). Notice that Kc is a minor of Kc,c. For example, if
d = 6, one can thus use K4,4 as the basic unit for building TRIAD. By construc-
tion, it is easy to see that TRIAD is optimized for embedding a complete graph
Kn. Each logical qubit (vertex) of Kn requires at least dn−3d−2 e physical qubits.
That is, the hardware graph needs to have Ω(n2/d) physical qubits.
In short, TRIAD satisfies all known physical constraints and admits a simple
and efficient embedding (as illustrated in Figure 3) of Kn, which thus allows
for embedding any graph of n vertices efficiently. Since qubits and couplers are
scarce, we are interested in designing a sparse-graph-minor hardware graph.
2 because each non-terminal physical qubit requires at least two couplers to connect to its adja-
cent physical qubits; there are at least two terminal physical qubits which require one coupler.
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(a) (b)
Fig. 5: (a) Chop (indicated by the red line) each chain of 7 virtual vertices into two physical qubits:
one consists of first 3 virtual vertices and the other consists of remaining 4 virtual vertices. The
result is a decomposition:K8 = K[1..4]∪K[1..4],[5..8]∪K[5..8]. (b) A complete graphKn (assume
n = 2ck) can be represented as a partition of complete graph Kc’s and complete bipartite graph
Kc,c’s.
5 Adiabatic Quantum Architecture Usparse Design Problem
First, we introduce the terminology of minor-universal graph.
Definition 2. Given a family F of graphs, a (host) graph U is called F-minor-
universal if for any graph G ∈ F , there exists a minor-embedding of G in U .
Let F consist of a set of sparse graphs (e.g., bounded degree graphs). It is also
desirable that these sparse graphs are the underlying graphs of some classically
hard instances. We are interested in designing aF-minor-universal graphUsparse
that is as small as possible (in terms of number of qubits and number of couplers
) subject to both physical constraints and embedding constraint. That is, it sat-
isfies all known physical constraints and, at the same time, a minor-embedding
can be efficiently computed.
5.1 Related Work and Discussion
The name “minor-universal” was naturally adopted from the “universal graph”.
There are many studies on the construction of an universal graph (which is a
special case of a minor-universal graph), see [2] and references therein. Many of
these work are based on the expanders which seem to have the desired properties
— sparse and yet highly connected. However, to the best of our knowledge, all
the current known explicitly constructable expanders are topological graphs and
require long edge lengths, while what we need is a geometric expander.
Minors are well-studied in graph theory, see for example [8]. Given a fixed
graph G, there are algorithms that find a minor-embedding of G in U in poly-
nomial time of size of U , from the pioneering O(|V(U)|3) time algorithm by
Robertson and Seymour [17] to the recent nearly linear time algorithm of B. Reed.
However, it is worthwhile to reiterate that these algorithms are for fixed G, and
their running times are exponential in the size of G. Here the minor-embedding
problem is to find a minor-embedding ofG (for any givenG) while fixing U . To
the best of our knowledge, the only known work related to our minor-embedding
problem was by Kleinberg and Rubinfeld [15], in which they showed that there
is a randomized polynomial algorithm, based on a random walk, to find a minor-
embedding in a given degree-bounded expander. However, as discussed above,
the known expanders do not satisfy the physical constraints required.
Our embedding problem might appear similar to the embedding problem
from parallel architecture studies. However, besides the different physical con-
straints for the design of architectures, the requirements are very different. In
particular, in our embedding problem, we do not allow for load > 1, which
is the maximum number of logical qubits mapped to a single physical qubit.
Also, we require dilation, which is the maximum number of stretched edges
(through other qubits), to be exactly 1. However, all of the existing research on
embedding problems for parallel processors [19], at least one of the conditions
is violated (namely either load > 1 or dilation > 1).
We remark that the treewidth of Usparse needs to necessarily large (ω(log n))
for otherwise the dynamic programming over the tree-decomposition of Usparse
would be able to solve the problem in O(exp(tw(Usparse))) time (while poly-
nomial in the size of the input size) [3], once the embedding is given. For the
quantum circuit model, it was shown by Markov & Shi [16] that a quantum cir-
cuit with n gates whose underlying graph has treewidth tw can be simulated in
O(poly(n)exp(tw)) time.
How does a minor-embedding affect the efficiency of an adiabatic algo-
rithm? and how do we measure the goodness of an embedding? These problems
in turn relate to the running time or complexity of quantum adiabatic algorithms.
Recall that according to the adiabatic theorem, the running time of an adiabatic
algorithm depends on the minimum spectral gap of the system Hamiltonian,
which however is in general difficult to compute analytically. In order to ad-
dress the time complexity of an adiabatic algorithm, one will also need to spec-
ify the initial Hamiltonian. The effect of the embedding and its consequential
initial Hamiltonian on the complexity of an adiabatic algorithm remains to be
investigated.
Acknowledgment
Most of this work was done while the author was working at D-Wave Systems
Inc. I would like to thank my colleagues from whom I learn to derive this work.
Thanks also go to David Kirkpatrick for the encouragement, advice and discus-
sion, and Bill Kaminsky for the comments.
References
1. D. Aharonov, W. van Dam, J. Kempe, Z. Landau, S. Lloyd, and O. Regev. Adiabatic quan-
tum computation is equivalent to standard quantum computation. Proc. 45th FOCS, 42–51,
2004.
2. N. Alon and M. Capalbo. Optimal universal graphs with deterministic embedding. Proc.
19th SODA, 2008.
3. H.L. Bodlaender. A partial k-arboretum of graphs with bounded treewidth. Theoretical
Computer Science, 209, 1–45, 1998.
4. E. Boros and P. Hammer. Pseudo-boolean optimization. Discrete Appl. Math., (123):155–
225, 2002.
5. E. Boros, P. L. Hammer, and G. Tavares. Preprocessing of quadratic unconstrained binary
optimization. Technical Report RRR 10-2006, RUTCOR Research Report., 2006.
6. V. Choi. Minor-embedding in adiabatic quantum computation: I. The parameter set-
ting problem. Quantum Inf. Processing., 7, 193–209, 2008. Available at arXiv:quant-
ph/0804.4884.
7. V. Choi. Systems, Devices and Methods For Analog Processing, US Patent Application
US2009/0121215, May 14, 2009.
8. R. Diestel. Graph Theory. Springer-Verlag, Heidelberg, 2005.
9. D-Wave Systems Inc. 100-4401 Still Creek Dr., Burnaby, V5C 6G9, BC, Canada.
http://www.dwavesys.com/
10. E. Farhi, J. Goldstone, S. Gutmann, and M. Sipser. Quantum computation by adiabatic
evolution. arXiv:quant-ph/0001106, 2000.
11. E. Farhi, J. Goldstone, S. Gutmann, J. Lapan, A. Lundgren, and D. Preda. A quantum
adiabatic evolution algorithm applied to random instances of an NP-complete problem.
Science, 292(5516), 472–476, 2001.
12. R. Harris and J. Johansson and A. J. Berkley and M. W. Johnson and T. Lanting and S.
Han et al.. Experimental Demonstration of a Robust and Scalable Flux Qubit. arXiv:quant-
ph/0909.4321, 2009.
13. W.M. Kaminsky and S. Lloyd. Scalable architecture for adiabatic quantum computing of
NP-hard problems. Quantum Computing and Quantum Bits in Mesoscopic Systems, 2004.
14. W.M. Kaminsky, S. Lloyd, and T.P. Orlando. Scalable superconducting architecture for
adiabatic quantum computation. arXiv.org:quant-ph/0403090, 2004.
15. J.M. Kleinberg and R. Rubinfeld. Short paths in expander graphs. Proc. 37th FOCS, 1996.
16. I.L. Markov and Y. Shi. Simulating quantum computation by contracting tensor networks
SIAM Journal on Computing, 38, 2008.
17. N. Robertson and P.D. Seymour. Graph minors. xiii: the disjoint paths problem. J. Comb.
Theory Ser. B, 63(1), 65–110, 1995.
18. G. Rose, P. Bunyk, M.D. Coury, W. Macready, V. Choi. Systems, Devices, and Methods
For Interconnected Processor Topology, US Patent Application US2008/0176750, July 24,
2008.
19. L.F. Thomson. Introduction to parallel algorithms and architectures: arrays, trees, hyper-
cubes. Morgan Kaufmann, San Mateo, California, 1992.
